share article

Share on facebook
Share on twitter
Share on linkedin

Edaptive Computing and OneSpin launch formal verification certification program


Edaptive Computing and OneSpin unveiled the OneSpin Formal Verification Certification Program to help IC designers gain the necessary expertise to deliver functionally correct, safe, assured and secured electronics to the market. The program provides comprehensive training of formal methods, in the form of theory, techniques and applications for hardware designs using the OneSpin Design Verification 360 Solutions.

“Today’s complex and rapidly-evolving electronics landscape creates a heavy burden on companies to effectively meet stringent IC integrity standards,” said Raik Brinkmann, President and CEO of OneSpin. “Formal is a critical part of companies’ verification methodology and every company will benefit from having the expertise to match.”

System on Chip (SoC) designs for 5G, IoT, AI, automotive, industrial, defence, and avionics have become incredibly complex. These designs are often heterogenous in nature, use programmable logic, and integrate a variety of cores, such as RISC-V.  These designs are becoming far more flexible and customised and this leads to greater verification challenges. Companies can struggle to keep pace with the verification knowledge required to ensure their devices are fully verified from the outset and that they meet and continue to meet IC integrity standards throughout their products’ lifecycles.

“ECI is integrating and applying commercial off-the-shelf (COTS) verification tools and advanced techniques and methods to provide solutions for assured and secured microelectronics,” said Praveen Chawla, President and CTO of Edaptive. “Working with OneSpin will allow us to transfer our formal verification knowledge and expertise to organisations needing to verify IC design integrity.”

The curriculum

This program consists of three levels of training: beginner, intermediate and advanced. 

Students will learn to:

  • Know when and how to apply formal verification to a design verification methodology, alongside directed testing and emulation
  • Develop appropriate constraints, covers, and assertions for sufficient design coverage
  • Apply metric-driven verification to obtain coverage metrics and how to incorporate them into design verification methodology
  • Work on a broad variety of design use cases
  • Operate within an automated, user-friendly, and state-of-the-art formal verification workflow

To find out more, go to or

Share this article

Share on facebook
Share on twitter
Share on linkedin

Related Posts

View Latest Magazine

Subscribe today

Member Login