ASSET works with Cadence to drive embedded instrumentation for deep analysis of complex ICs
ASSET InterTech is working with Cadence Design Systems to integrate ASSET's ScanWorks platform into the Cadence Encounter Digital IC Design flow. The integration will enable design and test engineers to embed instrumentation tools into complex, finished system-on-chip (SoC) and system-in-package (SiP) devices, providing deep analysis and test of these chips even after installation in the final product. The project kicks off immediately following the recent addition of Asset InterTech into the Cadence Connections partner program.
The Cadence Connections Partner Program is available to makers of third-party software products that complement Cadence solutions and further enhance industry interoperability. Membership in the Cadence Connections program provides ASSET with access to Cadence software, documentation and support capabilities to facilitate the integration of ScanWorks' embedded instrumentation tools into Cadence's IC design, test and diagnostic flows. Cadence's leadership in board and SiP package design will be leveraged to address the growing challenges of SiP and multi-chip module (MCM) device testing and diagnostics. Initial applications will provide tools and flows that support the preliminary IEEE P1687 Internal JTAG (IJTAG) standard.
"We are seeing a rapid confluence of our technology with EDA systems, such as Cadence Encounter Test," said Alan Sguigna, vice president of sales and marketing at ASSET. "Our strategic emphasis on open embedded instrumentation tools for design validation, test and debug can accelerate the chip verification and test process and enhance yields. This is especially true for the denser chip packaging techniques such as complex system-on-a-chip (SOC), system-in-package (SiP) and package-on-package (PoP). Cadence's end-to-end solutions and diagnostics leadership positions the company to address these challenges."
"As chips become more complex, including not just one but several entire systems in a single package, the ability to analyze and test deep within the device creates enormous benefit," said Steve Carlson, vice president of IC digital at Cadence. "The collaboration to integrate ASSET's ScanWorks software is expected to provide an automated data acquisition and data analysis capability that fundamentally turns on the light for chip designer and test engineers."
Share this article with others
Post to del.icio.us
Printed from http://www.electronicsworld.co.uk/news/11464/ASSET_works_with_Cadence_to_drive_embedded_instrumentation_for_deep_analysis_of_complex_ICs.html
Comment on this article
Skip to comments
We encourage users to analyse, comment on and even challenge Electronics World's articles, including the one above - 'ASSET works with Cadence to drive embedded instrumentation for deep analysis of complex ICs'
User reviews and comments that include profanity or personal attacks or other inappropriate comments or material will be removed from the site.
Additionally, entries that are unsigned or contain "signatures" by someone other than the actual author will be removed. We will take steps to block users who violate any of our posting standards, terms of use or privacy policies or any other policies governing this site.